mirror of
https://github.com/torvalds/linux.git
synced 2024-11-21 19:46:16 +00:00
ba6193c809
Merge the mmc fixes for v6.12-rc[n] into the next branch, to allow them to get tested together with the new mmc changes that are targeted for v6.13. Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2054 lines
62 KiB
C
2054 lines
62 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Genesys Logic, Inc.
|
|
*
|
|
* Authors: Ben Chuang <ben.chuang@genesyslogic.com.tw>
|
|
*
|
|
* Version: v0.9.0 (2019-08-08)
|
|
*/
|
|
|
|
#include <linux/bitfield.h>
|
|
#include <linux/bits.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/mmc/mmc.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/of.h>
|
|
#include <linux/iopoll.h>
|
|
#include "sdhci.h"
|
|
#include "sdhci-cqhci.h"
|
|
#include "sdhci-pci.h"
|
|
#include "cqhci.h"
|
|
#include "sdhci-uhs2.h"
|
|
|
|
/* Genesys Logic extra registers */
|
|
#define SDHCI_GLI_9750_WT 0x800
|
|
#define SDHCI_GLI_9750_WT_EN BIT(0)
|
|
#define GLI_9750_WT_EN_ON 0x1
|
|
#define GLI_9750_WT_EN_OFF 0x0
|
|
|
|
#define SDHCI_GLI_9750_CFG2 0x848
|
|
#define SDHCI_GLI_9750_CFG2_L1DLY GENMASK(28, 24)
|
|
#define GLI_9750_CFG2_L1DLY_VALUE 0x1F
|
|
|
|
#define SDHCI_GLI_9750_DRIVING 0x860
|
|
#define SDHCI_GLI_9750_DRIVING_1 GENMASK(11, 0)
|
|
#define SDHCI_GLI_9750_DRIVING_2 GENMASK(27, 26)
|
|
#define GLI_9750_DRIVING_1_VALUE 0xFFF
|
|
#define GLI_9750_DRIVING_2_VALUE 0x3
|
|
#define SDHCI_GLI_9750_SEL_1 BIT(29)
|
|
#define SDHCI_GLI_9750_SEL_2 BIT(31)
|
|
#define SDHCI_GLI_9750_ALL_RST (BIT(24)|BIT(25)|BIT(28)|BIT(30))
|
|
|
|
#define SDHCI_GLI_9750_PLL 0x864
|
|
#define SDHCI_GLI_9750_PLL_LDIV GENMASK(9, 0)
|
|
#define SDHCI_GLI_9750_PLL_PDIV GENMASK(14, 12)
|
|
#define SDHCI_GLI_9750_PLL_DIR BIT(15)
|
|
#define SDHCI_GLI_9750_PLL_TX2_INV BIT(23)
|
|
#define SDHCI_GLI_9750_PLL_TX2_DLY GENMASK(22, 20)
|
|
#define GLI_9750_PLL_TX2_INV_VALUE 0x1
|
|
#define GLI_9750_PLL_TX2_DLY_VALUE 0x0
|
|
#define SDHCI_GLI_9750_PLLSSC_STEP GENMASK(28, 24)
|
|
#define SDHCI_GLI_9750_PLLSSC_EN BIT(31)
|
|
|
|
#define SDHCI_GLI_9750_PLLSSC 0x86C
|
|
#define SDHCI_GLI_9750_PLLSSC_PPM GENMASK(31, 16)
|
|
|
|
#define SDHCI_GLI_9750_SW_CTRL 0x874
|
|
#define SDHCI_GLI_9750_SW_CTRL_4 GENMASK(7, 6)
|
|
#define GLI_9750_SW_CTRL_4_VALUE 0x3
|
|
|
|
#define SDHCI_GLI_9750_MISC 0x878
|
|
#define SDHCI_GLI_9750_MISC_TX1_INV BIT(2)
|
|
#define SDHCI_GLI_9750_MISC_RX_INV BIT(3)
|
|
#define SDHCI_GLI_9750_MISC_TX1_DLY GENMASK(6, 4)
|
|
#define GLI_9750_MISC_TX1_INV_VALUE 0x0
|
|
#define GLI_9750_MISC_RX_INV_ON 0x1
|
|
#define GLI_9750_MISC_RX_INV_OFF 0x0
|
|
#define GLI_9750_MISC_RX_INV_VALUE GLI_9750_MISC_RX_INV_OFF
|
|
#define GLI_9750_MISC_TX1_DLY_VALUE 0x5
|
|
#define SDHCI_GLI_9750_MISC_SSC_OFF BIT(26)
|
|
|
|
#define SDHCI_GLI_9750_TUNING_CONTROL 0x540
|
|
#define SDHCI_GLI_9750_TUNING_CONTROL_EN BIT(4)
|
|
#define GLI_9750_TUNING_CONTROL_EN_ON 0x1
|
|
#define GLI_9750_TUNING_CONTROL_EN_OFF 0x0
|
|
#define SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_1 BIT(16)
|
|
#define SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_2 GENMASK(20, 19)
|
|
#define GLI_9750_TUNING_CONTROL_GLITCH_1_VALUE 0x1
|
|
#define GLI_9750_TUNING_CONTROL_GLITCH_2_VALUE 0x2
|
|
|
|
#define SDHCI_GLI_9750_TUNING_PARAMETERS 0x544
|
|
#define SDHCI_GLI_9750_TUNING_PARAMETERS_RX_DLY GENMASK(2, 0)
|
|
#define GLI_9750_TUNING_PARAMETERS_RX_DLY_VALUE 0x1
|
|
|
|
#define SDHCI_GLI_9763E_CTRL_HS400 0x7
|
|
|
|
#define SDHCI_GLI_9763E_HS400_ES_REG 0x52C
|
|
#define SDHCI_GLI_9763E_HS400_ES_BIT BIT(8)
|
|
|
|
#define PCIE_GLI_9763E_VHS 0x884
|
|
#define GLI_9763E_VHS_REV GENMASK(19, 16)
|
|
#define GLI_9763E_VHS_REV_R 0x0
|
|
#define GLI_9763E_VHS_REV_M 0x1
|
|
#define GLI_9763E_VHS_REV_W 0x2
|
|
#define PCIE_GLI_9763E_MB 0x888
|
|
#define GLI_9763E_MB_CMDQ_OFF BIT(19)
|
|
#define GLI_9763E_MB_ERP_ON BIT(7)
|
|
#define PCIE_GLI_9763E_SCR 0x8E0
|
|
#define GLI_9763E_SCR_AXI_REQ BIT(9)
|
|
|
|
#define PCIE_GLI_9763E_CFG 0x8A0
|
|
#define GLI_9763E_CFG_LPSN_DIS BIT(12)
|
|
|
|
#define PCIE_GLI_9763E_CFG2 0x8A4
|
|
#define GLI_9763E_CFG2_L1DLY GENMASK(28, 19)
|
|
#define GLI_9763E_CFG2_L1DLY_MID 0x54
|
|
|
|
#define PCIE_GLI_9763E_MMC_CTRL 0x960
|
|
#define GLI_9763E_HS400_SLOW BIT(3)
|
|
|
|
#define PCIE_GLI_9763E_CLKRXDLY 0x934
|
|
#define GLI_9763E_HS400_RXDLY GENMASK(31, 28)
|
|
#define GLI_9763E_HS400_RXDLY_5 0x5
|
|
|
|
#define SDHCI_GLI_9763E_CQE_BASE_ADDR 0x200
|
|
#define GLI_9763E_CQE_TRNS_MODE (SDHCI_TRNS_MULTI | \
|
|
SDHCI_TRNS_BLK_CNT_EN | \
|
|
SDHCI_TRNS_DMA)
|
|
|
|
#define PCI_GLI_9755_WT 0x800
|
|
#define PCI_GLI_9755_WT_EN BIT(0)
|
|
#define GLI_9755_WT_EN_ON 0x1
|
|
#define GLI_9755_WT_EN_OFF 0x0
|
|
|
|
#define PCI_GLI_9755_PECONF 0x44
|
|
#define PCI_GLI_9755_LFCLK GENMASK(14, 12)
|
|
#define PCI_GLI_9755_DMACLK BIT(29)
|
|
#define PCI_GLI_9755_INVERT_CD BIT(30)
|
|
#define PCI_GLI_9755_INVERT_WP BIT(31)
|
|
|
|
#define PCI_GLI_9755_CFG2 0x48
|
|
#define PCI_GLI_9755_CFG2_L1DLY GENMASK(28, 24)
|
|
#define GLI_9755_CFG2_L1DLY_VALUE 0x1F
|
|
|
|
#define PCI_GLI_9755_PLL 0x64
|
|
#define PCI_GLI_9755_PLL_LDIV GENMASK(9, 0)
|
|
#define PCI_GLI_9755_PLL_PDIV GENMASK(14, 12)
|
|
#define PCI_GLI_9755_PLL_DIR BIT(15)
|
|
#define PCI_GLI_9755_PLLSSC_STEP GENMASK(28, 24)
|
|
#define PCI_GLI_9755_PLLSSC_EN BIT(31)
|
|
|
|
#define PCI_GLI_9755_PLLSSC 0x68
|
|
#define PCI_GLI_9755_PLLSSC_PPM GENMASK(15, 0)
|
|
#define PCI_GLI_9755_PLLSSC_RTL BIT(24)
|
|
#define GLI_9755_PLLSSC_RTL_VALUE 0x1
|
|
#define PCI_GLI_9755_PLLSSC_TRANS_PASS BIT(27)
|
|
#define GLI_9755_PLLSSC_TRANS_PASS_VALUE 0x1
|
|
#define PCI_GLI_9755_PLLSSC_RECV GENMASK(29, 28)
|
|
#define GLI_9755_PLLSSC_RECV_VALUE 0x0
|
|
#define PCI_GLI_9755_PLLSSC_TRAN GENMASK(31, 30)
|
|
#define GLI_9755_PLLSSC_TRAN_VALUE 0x3
|
|
|
|
#define PCI_GLI_9755_UHS2_PLL 0x6C
|
|
#define PCI_GLI_9755_UHS2_PLL_SSC GENMASK(9, 8)
|
|
#define GLI_9755_UHS2_PLL_SSC_VALUE 0x0
|
|
#define PCI_GLI_9755_UHS2_PLL_DELAY BIT(18)
|
|
#define GLI_9755_UHS2_PLL_DELAY_VALUE 0x1
|
|
#define PCI_GLI_9755_UHS2_PLL_PDRST BIT(27)
|
|
#define GLI_9755_UHS2_PLL_PDRST_VALUE 0x1
|
|
|
|
#define PCI_GLI_9755_SerDes 0x70
|
|
#define PCI_GLI_9755_UHS2_SERDES_INTR GENMASK(2, 0)
|
|
#define GLI_9755_UHS2_SERDES_INTR_VALUE 0x3
|
|
#define PCI_GLI_9755_UHS2_SERDES_ZC1 BIT(3)
|
|
#define GLI_9755_UHS2_SERDES_ZC1_VALUE 0x0
|
|
#define PCI_GLI_9755_UHS2_SERDES_ZC2 GENMASK(7, 4)
|
|
#define GLI_9755_UHS2_SERDES_ZC2_DEFAULT 0xB
|
|
#define GLI_9755_UHS2_SERDES_ZC2_SANDISK 0x0
|
|
#define PCI_GLI_9755_SCP_DIS BIT(19)
|
|
#define PCI_GLI_9755_UHS2_SERDES_TRAN GENMASK(27, 24)
|
|
#define GLI_9755_UHS2_SERDES_TRAN_VALUE 0xC
|
|
#define PCI_GLI_9755_UHS2_SERDES_RECV GENMASK(31, 28)
|
|
#define GLI_9755_UHS2_SERDES_RECV_VALUE 0xF
|
|
|
|
#define PCI_GLI_9755_MISC 0x78
|
|
#define PCI_GLI_9755_MISC_SSC_OFF BIT(26)
|
|
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL 0x508
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_CMD_CONFLICT_CHECK BIT(0)
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE GENMASK(21, 16)
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_PLUG_IN_VALUE 0x05
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_PLUG_OUT_VALUE 0x3F
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE GENMASK(23, 22)
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE_1MS 0x2
|
|
#define SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE_10MS 0x3
|
|
|
|
#define SDHCI_GLI_9767_GM_BURST_SIZE 0x510
|
|
#define SDHCI_GLI_9767_GM_BURST_SIZE_AXI_ALWAYS_SET BIT(8)
|
|
|
|
#define PCIE_GLI_9767_VHS 0x884
|
|
#define GLI_9767_VHS_REV GENMASK(19, 16)
|
|
#define GLI_9767_VHS_REV_R 0x0
|
|
#define GLI_9767_VHS_REV_M 0x1
|
|
#define GLI_9767_VHS_REV_W 0x2
|
|
|
|
#define PCIE_GLI_9767_COM_MAILBOX 0x888
|
|
#define PCIE_GLI_9767_COM_MAILBOX_SSC_EN BIT(1)
|
|
|
|
#define PCIE_GLI_9767_CFG 0x8A0
|
|
#define PCIE_GLI_9767_CFG_LOW_PWR_OFF BIT(12)
|
|
|
|
#define PCIE_GLI_9767_COMBO_MUX_CTL 0x8C8
|
|
#define PCIE_GLI_9767_COMBO_MUX_CTL_RST_EN BIT(6)
|
|
#define PCIE_GLI_9767_COMBO_MUX_CTL_WAIT_PERST_EN BIT(10)
|
|
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL 0x8D0
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL_LOW_VOLTAGE GENMASK(3, 0)
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL_LD0_LOW_OUTPUT_VOLTAGE GENMASK(15, 12)
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL_LD0_LOW_OUTPUT_VOLTAGE_VALUE 0x7
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL_RCLK_AMPLITUDE_CTL GENMASK(29, 28)
|
|
#define PCIE_GLI_9767_PWR_MACRO_CTL_RCLK_AMPLITUDE_CTL_VALUE 0x3
|
|
|
|
#define PCIE_GLI_9767_SCR 0x8E0
|
|
#define PCIE_GLI_9767_SCR_AUTO_AXI_W_BURST BIT(6)
|
|
#define PCIE_GLI_9767_SCR_AUTO_AXI_R_BURST BIT(7)
|
|
#define PCIE_GLI_9767_SCR_AXI_REQ BIT(9)
|
|
#define PCIE_GLI_9767_SCR_CARD_DET_PWR_SAVING_EN BIT(10)
|
|
#define PCIE_GLI_9767_SCR_SYSTEM_CLK_SELECT_MODE0 BIT(16)
|
|
#define PCIE_GLI_9767_SCR_SYSTEM_CLK_SELECT_MODE1 BIT(17)
|
|
#define PCIE_GLI_9767_SCR_CORE_PWR_D3_OFF BIT(21)
|
|
#define PCIE_GLI_9767_SCR_CFG_RST_DATA_LINK_DOWN BIT(30)
|
|
|
|
#define PCIE_GLI_9767_RESET_REG 0x8E4
|
|
#define PCIE_GLI_9767_RESET_REG_SD_HOST_SW_RESET BIT(0)
|
|
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG1 0x90C
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR GENMASK(31, 29)
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR_VALUE 0x3
|
|
|
|
#define PCIE_GLI_9767_SDHC_CAP 0x91C
|
|
#define PCIE_GLI_9767_SDHC_CAP_SDEI_RESULT BIT(5)
|
|
|
|
#define PCIE_GLI_9767_SD_PLL_CTL 0x938
|
|
#define PCIE_GLI_9767_SD_PLL_CTL_PLL_LDIV GENMASK(9, 0)
|
|
#define PCIE_GLI_9767_SD_PLL_CTL_PLL_PDIV GENMASK(15, 12)
|
|
#define PCIE_GLI_9767_SD_PLL_CTL_PLL_DIR_EN BIT(16)
|
|
#define PCIE_GLI_9767_SD_PLL_CTL_SSC_EN BIT(19)
|
|
#define PCIE_GLI_9767_SD_PLL_CTL_SSC_STEP_SETTING GENMASK(28, 24)
|
|
|
|
#define PCIE_GLI_9767_SD_PLL_CTL2 0x93C
|
|
#define PCIE_GLI_9767_SD_PLL_CTL2_PLLSSC_PPM GENMASK(31, 16)
|
|
|
|
#define PCIE_GLI_9767_SD_EXPRESS_CTL 0x940
|
|
#define PCIE_GLI_9767_SD_EXPRESS_CTL_SDEI_EXE BIT(0)
|
|
#define PCIE_GLI_9767_SD_EXPRESS_CTL_SD_EXPRESS_MODE BIT(1)
|
|
|
|
#define PCIE_GLI_9767_SD_DATA_MULTI_CTL 0x944
|
|
#define PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2 BIT(5)
|
|
#define PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CTL BIT(8)
|
|
#define PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME GENMASK(23, 16)
|
|
#define PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME_VALUE 0x64
|
|
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG2 0x948
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING GENMASK(22, 21)
|
|
#define PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING_VALUE 0x0
|
|
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2 0x950
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2_SDEI_COMPLETE BIT(0)
|
|
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_EN_REG2 0x954
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_EN_REG2_SDEI_COMPLETE_STATUS_EN BIT(0)
|
|
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2 0x958
|
|
#define PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2_SDEI_COMPLETE_SIGNAL_EN BIT(0)
|
|
|
|
#define PCIE_GLI_9767_UHS2_CTL1 0x95C
|
|
#define PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS BIT(5)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS_VALUE 0x1
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL BIT(6)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL_VALUE 0x1
|
|
#define PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN GENMASK(10, 7)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN_VALUE 0x3
|
|
#define PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV GENMASK(14, 11)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV_VALUE 0xf
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS GENMASK(16, 15)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS_VALUE 0x0
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DIR_RECV GENMASK(18, 17)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_DIR_RECV_VALUE 0x0
|
|
#define PCIE_GLI_9767_UHS2_CTL1_PDRST BIT(25)
|
|
#define PCIE_GLI_9767_UHS2_CTL1_PDRST_VALUE 0x1
|
|
|
|
#define PCIE_GLI_9767_UHS2_CTL2 0x964
|
|
#define PCIE_GLI_9767_UHS2_CTL2_ZC GENMASK(3, 0)
|
|
#define PCIE_GLI_9767_UHS2_CTL2_ZC_VALUE 0xb
|
|
#define PCIE_GLI_9767_UHS2_CTL2_ZC_CTL BIT(6)
|
|
#define PCIE_GLI_9767_UHS2_CTL2_ZC_CTL_VALUE 0x1
|
|
|
|
#define GLI_MAX_TUNING_LOOP 40
|
|
|
|
/* Genesys Logic chipset */
|
|
static inline void gl9750_wt_on(struct sdhci_host *host)
|
|
{
|
|
u32 wt_value;
|
|
u32 wt_enable;
|
|
|
|
wt_value = sdhci_readl(host, SDHCI_GLI_9750_WT);
|
|
wt_enable = FIELD_GET(SDHCI_GLI_9750_WT_EN, wt_value);
|
|
|
|
if (wt_enable == GLI_9750_WT_EN_ON)
|
|
return;
|
|
|
|
wt_value &= ~SDHCI_GLI_9750_WT_EN;
|
|
wt_value |= FIELD_PREP(SDHCI_GLI_9750_WT_EN, GLI_9750_WT_EN_ON);
|
|
|
|
sdhci_writel(host, wt_value, SDHCI_GLI_9750_WT);
|
|
}
|
|
|
|
static inline void gl9750_wt_off(struct sdhci_host *host)
|
|
{
|
|
u32 wt_value;
|
|
u32 wt_enable;
|
|
|
|
wt_value = sdhci_readl(host, SDHCI_GLI_9750_WT);
|
|
wt_enable = FIELD_GET(SDHCI_GLI_9750_WT_EN, wt_value);
|
|
|
|
if (wt_enable == GLI_9750_WT_EN_OFF)
|
|
return;
|
|
|
|
wt_value &= ~SDHCI_GLI_9750_WT_EN;
|
|
wt_value |= FIELD_PREP(SDHCI_GLI_9750_WT_EN, GLI_9750_WT_EN_OFF);
|
|
|
|
sdhci_writel(host, wt_value, SDHCI_GLI_9750_WT);
|
|
}
|
|
|
|
static void gli_set_9750(struct sdhci_host *host)
|
|
{
|
|
u32 driving_value;
|
|
u32 pll_value;
|
|
u32 sw_ctrl_value;
|
|
u32 misc_value;
|
|
u32 parameter_value;
|
|
u32 control_value;
|
|
u16 ctrl2;
|
|
|
|
gl9750_wt_on(host);
|
|
|
|
driving_value = sdhci_readl(host, SDHCI_GLI_9750_DRIVING);
|
|
pll_value = sdhci_readl(host, SDHCI_GLI_9750_PLL);
|
|
sw_ctrl_value = sdhci_readl(host, SDHCI_GLI_9750_SW_CTRL);
|
|
misc_value = sdhci_readl(host, SDHCI_GLI_9750_MISC);
|
|
parameter_value = sdhci_readl(host, SDHCI_GLI_9750_TUNING_PARAMETERS);
|
|
control_value = sdhci_readl(host, SDHCI_GLI_9750_TUNING_CONTROL);
|
|
|
|
driving_value &= ~(SDHCI_GLI_9750_DRIVING_1);
|
|
driving_value &= ~(SDHCI_GLI_9750_DRIVING_2);
|
|
driving_value |= FIELD_PREP(SDHCI_GLI_9750_DRIVING_1,
|
|
GLI_9750_DRIVING_1_VALUE);
|
|
driving_value |= FIELD_PREP(SDHCI_GLI_9750_DRIVING_2,
|
|
GLI_9750_DRIVING_2_VALUE);
|
|
driving_value &= ~(SDHCI_GLI_9750_SEL_1|SDHCI_GLI_9750_SEL_2|SDHCI_GLI_9750_ALL_RST);
|
|
driving_value |= SDHCI_GLI_9750_SEL_2;
|
|
sdhci_writel(host, driving_value, SDHCI_GLI_9750_DRIVING);
|
|
|
|
sw_ctrl_value &= ~SDHCI_GLI_9750_SW_CTRL_4;
|
|
sw_ctrl_value |= FIELD_PREP(SDHCI_GLI_9750_SW_CTRL_4,
|
|
GLI_9750_SW_CTRL_4_VALUE);
|
|
sdhci_writel(host, sw_ctrl_value, SDHCI_GLI_9750_SW_CTRL);
|
|
|
|
/* reset the tuning flow after reinit and before starting tuning */
|
|
pll_value &= ~SDHCI_GLI_9750_PLL_TX2_INV;
|
|
pll_value &= ~SDHCI_GLI_9750_PLL_TX2_DLY;
|
|
pll_value |= FIELD_PREP(SDHCI_GLI_9750_PLL_TX2_INV,
|
|
GLI_9750_PLL_TX2_INV_VALUE);
|
|
pll_value |= FIELD_PREP(SDHCI_GLI_9750_PLL_TX2_DLY,
|
|
GLI_9750_PLL_TX2_DLY_VALUE);
|
|
|
|
misc_value &= ~SDHCI_GLI_9750_MISC_TX1_INV;
|
|
misc_value &= ~SDHCI_GLI_9750_MISC_RX_INV;
|
|
misc_value &= ~SDHCI_GLI_9750_MISC_TX1_DLY;
|
|
misc_value |= FIELD_PREP(SDHCI_GLI_9750_MISC_TX1_INV,
|
|
GLI_9750_MISC_TX1_INV_VALUE);
|
|
misc_value |= FIELD_PREP(SDHCI_GLI_9750_MISC_RX_INV,
|
|
GLI_9750_MISC_RX_INV_VALUE);
|
|
misc_value |= FIELD_PREP(SDHCI_GLI_9750_MISC_TX1_DLY,
|
|
GLI_9750_MISC_TX1_DLY_VALUE);
|
|
|
|
parameter_value &= ~SDHCI_GLI_9750_TUNING_PARAMETERS_RX_DLY;
|
|
parameter_value |= FIELD_PREP(SDHCI_GLI_9750_TUNING_PARAMETERS_RX_DLY,
|
|
GLI_9750_TUNING_PARAMETERS_RX_DLY_VALUE);
|
|
|
|
control_value &= ~SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_1;
|
|
control_value &= ~SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_2;
|
|
control_value |= FIELD_PREP(SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_1,
|
|
GLI_9750_TUNING_CONTROL_GLITCH_1_VALUE);
|
|
control_value |= FIELD_PREP(SDHCI_GLI_9750_TUNING_CONTROL_GLITCH_2,
|
|
GLI_9750_TUNING_CONTROL_GLITCH_2_VALUE);
|
|
|
|
sdhci_writel(host, pll_value, SDHCI_GLI_9750_PLL);
|
|
sdhci_writel(host, misc_value, SDHCI_GLI_9750_MISC);
|
|
|
|
/* disable tuned clk */
|
|
ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
|
|
ctrl2 &= ~SDHCI_CTRL_TUNED_CLK;
|
|
sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2);
|
|
|
|
/* enable tuning parameters control */
|
|
control_value &= ~SDHCI_GLI_9750_TUNING_CONTROL_EN;
|
|
control_value |= FIELD_PREP(SDHCI_GLI_9750_TUNING_CONTROL_EN,
|
|
GLI_9750_TUNING_CONTROL_EN_ON);
|
|
sdhci_writel(host, control_value, SDHCI_GLI_9750_TUNING_CONTROL);
|
|
|
|
/* write tuning parameters */
|
|
sdhci_writel(host, parameter_value, SDHCI_GLI_9750_TUNING_PARAMETERS);
|
|
|
|
/* disable tuning parameters control */
|
|
control_value &= ~SDHCI_GLI_9750_TUNING_CONTROL_EN;
|
|
control_value |= FIELD_PREP(SDHCI_GLI_9750_TUNING_CONTROL_EN,
|
|
GLI_9750_TUNING_CONTROL_EN_OFF);
|
|
sdhci_writel(host, control_value, SDHCI_GLI_9750_TUNING_CONTROL);
|
|
|
|
/* clear tuned clk */
|
|
ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
|
|
ctrl2 &= ~SDHCI_CTRL_TUNED_CLK;
|
|
sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2);
|
|
|
|
gl9750_wt_off(host);
|
|
}
|
|
|
|
static void gli_set_9750_rx_inv(struct sdhci_host *host, bool b)
|
|
{
|
|
u32 misc_value;
|
|
|
|
gl9750_wt_on(host);
|
|
|
|
misc_value = sdhci_readl(host, SDHCI_GLI_9750_MISC);
|
|
misc_value &= ~SDHCI_GLI_9750_MISC_RX_INV;
|
|
if (b) {
|
|
misc_value |= FIELD_PREP(SDHCI_GLI_9750_MISC_RX_INV,
|
|
GLI_9750_MISC_RX_INV_ON);
|
|
} else {
|
|
misc_value |= FIELD_PREP(SDHCI_GLI_9750_MISC_RX_INV,
|
|
GLI_9750_MISC_RX_INV_OFF);
|
|
}
|
|
sdhci_writel(host, misc_value, SDHCI_GLI_9750_MISC);
|
|
|
|
gl9750_wt_off(host);
|
|
}
|
|
|
|
static int __sdhci_execute_tuning_9750(struct sdhci_host *host, u32 opcode)
|
|
{
|
|
int i;
|
|
int rx_inv;
|
|
|
|
for (rx_inv = 0; rx_inv < 2; rx_inv++) {
|
|
gli_set_9750_rx_inv(host, !!rx_inv);
|
|
sdhci_start_tuning(host);
|
|
|
|
for (i = 0; i < GLI_MAX_TUNING_LOOP; i++) {
|
|
u16 ctrl;
|
|
|
|
sdhci_send_tuning(host, opcode);
|
|
|
|
if (!host->tuning_done) {
|
|
sdhci_abort_tuning(host, opcode);
|
|
break;
|
|
}
|
|
|
|
ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
|
|
if (!(ctrl & SDHCI_CTRL_EXEC_TUNING)) {
|
|
if (ctrl & SDHCI_CTRL_TUNED_CLK)
|
|
return 0; /* Success! */
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
if (!host->tuning_done) {
|
|
pr_info("%s: Tuning timeout, falling back to fixed sampling clock\n",
|
|
mmc_hostname(host->mmc));
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
pr_info("%s: Tuning failed, falling back to fixed sampling clock\n",
|
|
mmc_hostname(host->mmc));
|
|
sdhci_reset_tuning(host);
|
|
|
|
return -EAGAIN;
|
|
}
|
|
|
|
static int gl9750_execute_tuning(struct sdhci_host *host, u32 opcode)
|
|
{
|
|
host->mmc->retune_period = 0;
|
|
if (host->tuning_mode == SDHCI_TUNING_MODE_1)
|
|
host->mmc->retune_period = host->tuning_count;
|
|
|
|
gli_set_9750(host);
|
|
host->tuning_err = __sdhci_execute_tuning_9750(host, opcode);
|
|
sdhci_end_tuning(host);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void gl9750_disable_ssc_pll(struct sdhci_host *host)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9750_wt_on(host);
|
|
pll = sdhci_readl(host, SDHCI_GLI_9750_PLL);
|
|
pll &= ~(SDHCI_GLI_9750_PLL_DIR | SDHCI_GLI_9750_PLLSSC_EN);
|
|
sdhci_writel(host, pll, SDHCI_GLI_9750_PLL);
|
|
gl9750_wt_off(host);
|
|
}
|
|
|
|
static void gl9750_set_pll(struct sdhci_host *host, u8 dir, u16 ldiv, u8 pdiv)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9750_wt_on(host);
|
|
pll = sdhci_readl(host, SDHCI_GLI_9750_PLL);
|
|
pll &= ~(SDHCI_GLI_9750_PLL_LDIV |
|
|
SDHCI_GLI_9750_PLL_PDIV |
|
|
SDHCI_GLI_9750_PLL_DIR);
|
|
pll |= FIELD_PREP(SDHCI_GLI_9750_PLL_LDIV, ldiv) |
|
|
FIELD_PREP(SDHCI_GLI_9750_PLL_PDIV, pdiv) |
|
|
FIELD_PREP(SDHCI_GLI_9750_PLL_DIR, dir);
|
|
sdhci_writel(host, pll, SDHCI_GLI_9750_PLL);
|
|
gl9750_wt_off(host);
|
|
|
|
/* wait for pll stable */
|
|
mdelay(1);
|
|
}
|
|
|
|
static bool gl9750_ssc_enable(struct sdhci_host *host)
|
|
{
|
|
u32 misc;
|
|
u8 off;
|
|
|
|
gl9750_wt_on(host);
|
|
misc = sdhci_readl(host, SDHCI_GLI_9750_MISC);
|
|
off = FIELD_GET(SDHCI_GLI_9750_MISC_SSC_OFF, misc);
|
|
gl9750_wt_off(host);
|
|
|
|
return !off;
|
|
}
|
|
|
|
static void gl9750_set_ssc(struct sdhci_host *host, u8 enable, u8 step, u16 ppm)
|
|
{
|
|
u32 pll;
|
|
u32 ssc;
|
|
|
|
gl9750_wt_on(host);
|
|
pll = sdhci_readl(host, SDHCI_GLI_9750_PLL);
|
|
ssc = sdhci_readl(host, SDHCI_GLI_9750_PLLSSC);
|
|
pll &= ~(SDHCI_GLI_9750_PLLSSC_STEP |
|
|
SDHCI_GLI_9750_PLLSSC_EN);
|
|
ssc &= ~SDHCI_GLI_9750_PLLSSC_PPM;
|
|
pll |= FIELD_PREP(SDHCI_GLI_9750_PLLSSC_STEP, step) |
|
|
FIELD_PREP(SDHCI_GLI_9750_PLLSSC_EN, enable);
|
|
ssc |= FIELD_PREP(SDHCI_GLI_9750_PLLSSC_PPM, ppm);
|
|
sdhci_writel(host, ssc, SDHCI_GLI_9750_PLLSSC);
|
|
sdhci_writel(host, pll, SDHCI_GLI_9750_PLL);
|
|
gl9750_wt_off(host);
|
|
}
|
|
|
|
static void gl9750_set_ssc_pll_205mhz(struct sdhci_host *host)
|
|
{
|
|
bool enable = gl9750_ssc_enable(host);
|
|
|
|
/* set pll to 205MHz and ssc */
|
|
gl9750_set_ssc(host, enable, 0xF, 0x5A1D);
|
|
gl9750_set_pll(host, 0x1, 0x246, 0x0);
|
|
}
|
|
|
|
static void gl9750_set_ssc_pll_100mhz(struct sdhci_host *host)
|
|
{
|
|
bool enable = gl9750_ssc_enable(host);
|
|
|
|
/* set pll to 100MHz and ssc */
|
|
gl9750_set_ssc(host, enable, 0xE, 0x51EC);
|
|
gl9750_set_pll(host, 0x1, 0x244, 0x1);
|
|
}
|
|
|
|
static void gl9750_set_ssc_pll_50mhz(struct sdhci_host *host)
|
|
{
|
|
bool enable = gl9750_ssc_enable(host);
|
|
|
|
/* set pll to 50MHz and ssc */
|
|
gl9750_set_ssc(host, enable, 0xE, 0x51EC);
|
|
gl9750_set_pll(host, 0x1, 0x244, 0x3);
|
|
}
|
|
|
|
static void sdhci_gl9750_set_clock(struct sdhci_host *host, unsigned int clock)
|
|
{
|
|
struct mmc_ios *ios = &host->mmc->ios;
|
|
u16 clk;
|
|
|
|
host->mmc->actual_clock = 0;
|
|
|
|
gl9750_disable_ssc_pll(host);
|
|
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
|
|
|
if (clock == 0)
|
|
return;
|
|
|
|
clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock);
|
|
if (clock == 200000000 && ios->timing == MMC_TIMING_UHS_SDR104) {
|
|
host->mmc->actual_clock = 205000000;
|
|
gl9750_set_ssc_pll_205mhz(host);
|
|
} else if (clock == 100000000) {
|
|
gl9750_set_ssc_pll_100mhz(host);
|
|
} else if (clock == 50000000) {
|
|
gl9750_set_ssc_pll_50mhz(host);
|
|
}
|
|
|
|
sdhci_enable_clk(host, clk);
|
|
}
|
|
|
|
static void gl9750_hw_setting(struct sdhci_host *host)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev;
|
|
int aer;
|
|
u32 value;
|
|
|
|
pdev = slot->chip->pdev;
|
|
|
|
gl9750_wt_on(host);
|
|
|
|
value = sdhci_readl(host, SDHCI_GLI_9750_CFG2);
|
|
value &= ~SDHCI_GLI_9750_CFG2_L1DLY;
|
|
/* set ASPM L1 entry delay to 7.9us */
|
|
value |= FIELD_PREP(SDHCI_GLI_9750_CFG2_L1DLY,
|
|
GLI_9750_CFG2_L1DLY_VALUE);
|
|
sdhci_writel(host, value, SDHCI_GLI_9750_CFG2);
|
|
|
|
/* toggle PM state to allow GL9750 to enter ASPM L1.2 */
|
|
pci_set_power_state(pdev, PCI_D3hot);
|
|
pci_set_power_state(pdev, PCI_D0);
|
|
|
|
/* mask the replay timer timeout of AER */
|
|
aer = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR);
|
|
if (aer) {
|
|
pci_read_config_dword(pdev, aer + PCI_ERR_COR_MASK, &value);
|
|
value |= PCI_ERR_COR_REP_TIMER;
|
|
pci_write_config_dword(pdev, aer + PCI_ERR_COR_MASK, value);
|
|
}
|
|
|
|
gl9750_wt_off(host);
|
|
}
|
|
|
|
static void gli_pcie_enable_msi(struct sdhci_pci_slot *slot)
|
|
{
|
|
int ret;
|
|
|
|
ret = pci_alloc_irq_vectors(slot->chip->pdev, 1, 1,
|
|
PCI_IRQ_MSI | PCI_IRQ_MSIX);
|
|
if (ret < 0) {
|
|
pr_warn("%s: enable PCI MSI failed, error=%d\n",
|
|
mmc_hostname(slot->host->mmc), ret);
|
|
return;
|
|
}
|
|
|
|
slot->host->irq = pci_irq_vector(slot->chip->pdev, 0);
|
|
}
|
|
|
|
static inline void gl9755_wt_on(struct pci_dev *pdev)
|
|
{
|
|
u32 wt_value;
|
|
u32 wt_enable;
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_WT, &wt_value);
|
|
wt_enable = FIELD_GET(PCI_GLI_9755_WT_EN, wt_value);
|
|
|
|
if (wt_enable == GLI_9755_WT_EN_ON)
|
|
return;
|
|
|
|
wt_value &= ~PCI_GLI_9755_WT_EN;
|
|
wt_value |= FIELD_PREP(PCI_GLI_9755_WT_EN, GLI_9755_WT_EN_ON);
|
|
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_WT, wt_value);
|
|
}
|
|
|
|
static inline void gl9755_wt_off(struct pci_dev *pdev)
|
|
{
|
|
u32 wt_value;
|
|
u32 wt_enable;
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_WT, &wt_value);
|
|
wt_enable = FIELD_GET(PCI_GLI_9755_WT_EN, wt_value);
|
|
|
|
if (wt_enable == GLI_9755_WT_EN_OFF)
|
|
return;
|
|
|
|
wt_value &= ~PCI_GLI_9755_WT_EN;
|
|
wt_value |= FIELD_PREP(PCI_GLI_9755_WT_EN, GLI_9755_WT_EN_OFF);
|
|
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_WT, wt_value);
|
|
}
|
|
|
|
static void gl9755_disable_ssc_pll(struct pci_dev *pdev)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9755_wt_on(pdev);
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PLL, &pll);
|
|
pll &= ~(PCI_GLI_9755_PLL_DIR | PCI_GLI_9755_PLLSSC_EN);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PLL, pll);
|
|
gl9755_wt_off(pdev);
|
|
}
|
|
|
|
static void gl9755_set_pll(struct pci_dev *pdev, u8 dir, u16 ldiv, u8 pdiv)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9755_wt_on(pdev);
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PLL, &pll);
|
|
pll &= ~(PCI_GLI_9755_PLL_LDIV |
|
|
PCI_GLI_9755_PLL_PDIV |
|
|
PCI_GLI_9755_PLL_DIR);
|
|
pll |= FIELD_PREP(PCI_GLI_9755_PLL_LDIV, ldiv) |
|
|
FIELD_PREP(PCI_GLI_9755_PLL_PDIV, pdiv) |
|
|
FIELD_PREP(PCI_GLI_9755_PLL_DIR, dir);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PLL, pll);
|
|
gl9755_wt_off(pdev);
|
|
|
|
/* wait for pll stable */
|
|
mdelay(1);
|
|
}
|
|
|
|
static bool gl9755_ssc_enable(struct pci_dev *pdev)
|
|
{
|
|
u32 misc;
|
|
u8 off;
|
|
|
|
gl9755_wt_on(pdev);
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_MISC, &misc);
|
|
off = FIELD_GET(PCI_GLI_9755_MISC_SSC_OFF, misc);
|
|
gl9755_wt_off(pdev);
|
|
|
|
return !off;
|
|
}
|
|
|
|
static void gl9755_set_ssc(struct pci_dev *pdev, u8 enable, u8 step, u16 ppm)
|
|
{
|
|
u32 pll;
|
|
u32 ssc;
|
|
|
|
gl9755_wt_on(pdev);
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PLL, &pll);
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PLLSSC, &ssc);
|
|
pll &= ~(PCI_GLI_9755_PLLSSC_STEP |
|
|
PCI_GLI_9755_PLLSSC_EN);
|
|
ssc &= ~PCI_GLI_9755_PLLSSC_PPM;
|
|
pll |= FIELD_PREP(PCI_GLI_9755_PLLSSC_STEP, step) |
|
|
FIELD_PREP(PCI_GLI_9755_PLLSSC_EN, enable);
|
|
ssc |= FIELD_PREP(PCI_GLI_9755_PLLSSC_PPM, ppm);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PLLSSC, ssc);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PLL, pll);
|
|
gl9755_wt_off(pdev);
|
|
}
|
|
|
|
static void gl9755_set_ssc_pll_205mhz(struct pci_dev *pdev)
|
|
{
|
|
bool enable = gl9755_ssc_enable(pdev);
|
|
|
|
/* set pll to 205MHz and ssc */
|
|
gl9755_set_ssc(pdev, enable, 0xF, 0x5A1D);
|
|
gl9755_set_pll(pdev, 0x1, 0x246, 0x0);
|
|
}
|
|
|
|
static void gl9755_set_ssc_pll_100mhz(struct pci_dev *pdev)
|
|
{
|
|
bool enable = gl9755_ssc_enable(pdev);
|
|
|
|
/* set pll to 100MHz and ssc */
|
|
gl9755_set_ssc(pdev, enable, 0xE, 0x51EC);
|
|
gl9755_set_pll(pdev, 0x1, 0x244, 0x1);
|
|
}
|
|
|
|
static void gl9755_set_ssc_pll_50mhz(struct pci_dev *pdev)
|
|
{
|
|
bool enable = gl9755_ssc_enable(pdev);
|
|
|
|
/* set pll to 50MHz and ssc */
|
|
gl9755_set_ssc(pdev, enable, 0xE, 0x51EC);
|
|
gl9755_set_pll(pdev, 0x1, 0x244, 0x3);
|
|
}
|
|
|
|
static void sdhci_gl9755_set_clock(struct sdhci_host *host, unsigned int clock)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct mmc_ios *ios = &host->mmc->ios;
|
|
struct pci_dev *pdev;
|
|
u16 clk;
|
|
|
|
pdev = slot->chip->pdev;
|
|
host->mmc->actual_clock = 0;
|
|
|
|
gl9755_disable_ssc_pll(pdev);
|
|
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
|
|
|
if (clock == 0)
|
|
return;
|
|
|
|
clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock);
|
|
if (clock == 200000000 && ios->timing == MMC_TIMING_UHS_SDR104) {
|
|
host->mmc->actual_clock = 205000000;
|
|
gl9755_set_ssc_pll_205mhz(pdev);
|
|
} else if (clock == 100000000) {
|
|
gl9755_set_ssc_pll_100mhz(pdev);
|
|
} else if (clock == 50000000) {
|
|
gl9755_set_ssc_pll_50mhz(pdev);
|
|
}
|
|
|
|
sdhci_enable_clk(host, clk);
|
|
}
|
|
|
|
static void gl9755_hw_setting(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
int aer;
|
|
u32 value;
|
|
|
|
gl9755_wt_on(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PECONF, &value);
|
|
/*
|
|
* Apple ARM64 platforms using these chips may have
|
|
* inverted CD/WP detection.
|
|
*/
|
|
if (of_property_read_bool(pdev->dev.of_node, "cd-inverted"))
|
|
value |= PCI_GLI_9755_INVERT_CD;
|
|
if (of_property_read_bool(pdev->dev.of_node, "wp-inverted"))
|
|
value |= PCI_GLI_9755_INVERT_WP;
|
|
value &= ~PCI_GLI_9755_LFCLK;
|
|
value &= ~PCI_GLI_9755_DMACLK;
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PECONF, value);
|
|
|
|
/* enable short circuit protection */
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_SerDes, &value);
|
|
value &= ~PCI_GLI_9755_SCP_DIS;
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_SerDes, value);
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_CFG2, &value);
|
|
value &= ~PCI_GLI_9755_CFG2_L1DLY;
|
|
/* set ASPM L1 entry delay to 7.9us */
|
|
value |= FIELD_PREP(PCI_GLI_9755_CFG2_L1DLY,
|
|
GLI_9755_CFG2_L1DLY_VALUE);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_CFG2, value);
|
|
|
|
/* toggle PM state to allow GL9755 to enter ASPM L1.2 */
|
|
pci_set_power_state(pdev, PCI_D3hot);
|
|
pci_set_power_state(pdev, PCI_D0);
|
|
|
|
/* mask the replay timer timeout of AER */
|
|
aer = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR);
|
|
if (aer) {
|
|
pci_read_config_dword(pdev, aer + PCI_ERR_COR_MASK, &value);
|
|
value |= PCI_ERR_COR_REP_TIMER;
|
|
pci_write_config_dword(pdev, aer + PCI_ERR_COR_MASK, value);
|
|
}
|
|
|
|
gl9755_wt_off(pdev);
|
|
}
|
|
|
|
static void gl9755_vendor_init(struct sdhci_host *host)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 serdes;
|
|
u32 pllssc;
|
|
u32 uhs2_pll;
|
|
|
|
gl9755_wt_on(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_SerDes, &serdes);
|
|
serdes &= ~PCI_GLI_9755_UHS2_SERDES_TRAN;
|
|
serdes |= FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_TRAN,
|
|
GLI_9755_UHS2_SERDES_TRAN_VALUE);
|
|
serdes &= ~PCI_GLI_9755_UHS2_SERDES_RECV;
|
|
serdes |= FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_RECV,
|
|
GLI_9755_UHS2_SERDES_RECV_VALUE);
|
|
serdes &= ~PCI_GLI_9755_UHS2_SERDES_INTR;
|
|
serdes |= FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_INTR,
|
|
GLI_9755_UHS2_SERDES_INTR_VALUE);
|
|
serdes &= ~PCI_GLI_9755_UHS2_SERDES_ZC1;
|
|
serdes |= FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_ZC1,
|
|
GLI_9755_UHS2_SERDES_ZC1_VALUE);
|
|
serdes &= ~PCI_GLI_9755_UHS2_SERDES_ZC2;
|
|
serdes |= FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_ZC2,
|
|
GLI_9755_UHS2_SERDES_ZC2_DEFAULT);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_SerDes, serdes);
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_UHS2_PLL, &uhs2_pll);
|
|
uhs2_pll &= ~PCI_GLI_9755_UHS2_PLL_SSC;
|
|
uhs2_pll |= FIELD_PREP(PCI_GLI_9755_UHS2_PLL_SSC,
|
|
GLI_9755_UHS2_PLL_SSC_VALUE);
|
|
uhs2_pll &= ~PCI_GLI_9755_UHS2_PLL_DELAY;
|
|
uhs2_pll |= FIELD_PREP(PCI_GLI_9755_UHS2_PLL_DELAY,
|
|
GLI_9755_UHS2_PLL_DELAY_VALUE);
|
|
uhs2_pll &= ~PCI_GLI_9755_UHS2_PLL_PDRST;
|
|
uhs2_pll |= FIELD_PREP(PCI_GLI_9755_UHS2_PLL_PDRST,
|
|
GLI_9755_UHS2_PLL_PDRST_VALUE);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_UHS2_PLL, uhs2_pll);
|
|
|
|
pci_read_config_dword(pdev, PCI_GLI_9755_PLLSSC, &pllssc);
|
|
pllssc &= ~PCI_GLI_9755_PLLSSC_RTL;
|
|
pllssc |= FIELD_PREP(PCI_GLI_9755_PLLSSC_RTL,
|
|
GLI_9755_PLLSSC_RTL_VALUE);
|
|
pllssc &= ~PCI_GLI_9755_PLLSSC_TRANS_PASS;
|
|
pllssc |= FIELD_PREP(PCI_GLI_9755_PLLSSC_TRANS_PASS,
|
|
GLI_9755_PLLSSC_TRANS_PASS_VALUE);
|
|
pllssc &= ~PCI_GLI_9755_PLLSSC_RECV;
|
|
pllssc |= FIELD_PREP(PCI_GLI_9755_PLLSSC_RECV,
|
|
GLI_9755_PLLSSC_RECV_VALUE);
|
|
pllssc &= ~PCI_GLI_9755_PLLSSC_TRAN;
|
|
pllssc |= FIELD_PREP(PCI_GLI_9755_PLLSSC_TRAN,
|
|
GLI_9755_PLLSSC_TRAN_VALUE);
|
|
pci_write_config_dword(pdev, PCI_GLI_9755_PLLSSC, pllssc);
|
|
|
|
gl9755_wt_off(pdev);
|
|
}
|
|
|
|
static void sdhci_gli_pre_detect_init(struct sdhci_host *host)
|
|
{
|
|
/* Need more time on UHS2 detect flow */
|
|
sdhci_writeb(host, 0xA7, SDHCI_UHS2_TIMER_CTRL);
|
|
}
|
|
|
|
static void sdhci_gli_overcurrent_event_enable(struct sdhci_host *host, bool enable)
|
|
{
|
|
u32 mask;
|
|
|
|
mask = sdhci_readl(host, SDHCI_SIGNAL_ENABLE);
|
|
if (enable)
|
|
mask |= SDHCI_INT_BUS_POWER;
|
|
else
|
|
mask &= ~SDHCI_INT_BUS_POWER;
|
|
|
|
sdhci_writel(host, mask, SDHCI_SIGNAL_ENABLE);
|
|
|
|
mask = sdhci_readl(host, SDHCI_INT_ENABLE);
|
|
if (enable)
|
|
mask |= SDHCI_INT_BUS_POWER;
|
|
else
|
|
mask &= ~SDHCI_INT_BUS_POWER;
|
|
|
|
sdhci_writel(host, mask, SDHCI_INT_ENABLE);
|
|
}
|
|
|
|
static void gl9755_set_power(struct sdhci_host *host, unsigned char mode,
|
|
unsigned short vdd)
|
|
{
|
|
u8 pwr = 0;
|
|
|
|
if (mode != MMC_POWER_OFF) {
|
|
pwr = sdhci_get_vdd_value(vdd);
|
|
if (!pwr)
|
|
WARN(1, "%s: Invalid vdd %#x\n", mmc_hostname(host->mmc), vdd);
|
|
pwr |= SDHCI_VDD2_POWER_180;
|
|
}
|
|
|
|
if (host->pwr == pwr)
|
|
return;
|
|
|
|
host->pwr = pwr;
|
|
|
|
if (pwr == 0) {
|
|
sdhci_gli_overcurrent_event_enable(host, false);
|
|
sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
|
|
} else {
|
|
sdhci_gli_overcurrent_event_enable(host, false);
|
|
sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
|
|
|
|
pwr |= (SDHCI_POWER_ON | SDHCI_VDD2_POWER_ON);
|
|
|
|
sdhci_writeb(host, pwr & 0xf, SDHCI_POWER_CONTROL);
|
|
/* wait stable */
|
|
mdelay(5);
|
|
sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
|
|
/* wait stable */
|
|
mdelay(5);
|
|
sdhci_gli_overcurrent_event_enable(host, true);
|
|
}
|
|
}
|
|
|
|
static bool sdhci_wait_clock_stable(struct sdhci_host *host)
|
|
{
|
|
u16 clk = 0;
|
|
|
|
if (read_poll_timeout_atomic(sdhci_readw, clk, (clk & SDHCI_CLOCK_INT_STABLE),
|
|
10, 20000, false, host, SDHCI_CLOCK_CONTROL)) {
|
|
pr_err("%s: Internal clock never stabilised.\n", mmc_hostname(host->mmc));
|
|
sdhci_dumpregs(host);
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
static void sdhci_gli_enable_internal_clock(struct sdhci_host *host)
|
|
{
|
|
u16 ctrl2;
|
|
|
|
ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
|
|
|
|
sdhci_writew(host, SDHCI_CLOCK_INT_EN, SDHCI_CLOCK_CONTROL);
|
|
|
|
if (!((ctrl2 & SDHCI_CTRL_V4_MODE) &&
|
|
(ctrl2 & SDHCI_CTRL_UHS2_ENABLE))) {
|
|
sdhci_wait_clock_stable(host);
|
|
sdhci_writew(host, SDHCI_CTRL_V4_MODE, SDHCI_HOST_CONTROL2);
|
|
}
|
|
}
|
|
|
|
static int sdhci_gli_wait_software_reset_done(struct sdhci_host *host, u8 mask)
|
|
{
|
|
u8 rst;
|
|
|
|
/* hw clears the bit when it's done */
|
|
if (read_poll_timeout_atomic(sdhci_readb, rst, !(rst & mask),
|
|
10, 100000, false, host, SDHCI_SOFTWARE_RESET)) {
|
|
pr_err("%s: Reset 0x%x never completed.\n", mmc_hostname(host->mmc), (int)mask);
|
|
sdhci_dumpregs(host);
|
|
/* manual clear */
|
|
sdhci_writeb(host, 0, SDHCI_SOFTWARE_RESET);
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void sdhci_gli_uhs2_reset_sd_tran(struct sdhci_host *host)
|
|
{
|
|
/* do this on UHS2 mode */
|
|
if (host->mmc->uhs2_sd_tran) {
|
|
sdhci_uhs2_reset(host, SDHCI_UHS2_SW_RESET_SD);
|
|
sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
|
|
sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
|
|
sdhci_uhs2_clear_set_irqs(host,
|
|
SDHCI_INT_ALL_MASK,
|
|
SDHCI_UHS2_INT_ERROR_MASK);
|
|
}
|
|
}
|
|
|
|
static void sdhci_gl9755_reset(struct sdhci_host *host, u8 mask)
|
|
{
|
|
/* need internal clock */
|
|
if (mask & SDHCI_RESET_ALL)
|
|
sdhci_gli_enable_internal_clock(host);
|
|
|
|
sdhci_writeb(host, mask, SDHCI_SOFTWARE_RESET);
|
|
|
|
/* reset sd-tran on UHS2 mode if need to reset cmd/data */
|
|
if ((mask & SDHCI_RESET_CMD) | (mask & SDHCI_RESET_DATA))
|
|
sdhci_gli_uhs2_reset_sd_tran(host);
|
|
|
|
if (mask & SDHCI_RESET_ALL)
|
|
host->clock = 0;
|
|
|
|
sdhci_gli_wait_software_reset_done(host, mask);
|
|
}
|
|
|
|
static inline void gl9767_vhs_read(struct pci_dev *pdev)
|
|
{
|
|
u32 vhs_enable;
|
|
u32 vhs_value;
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_VHS, &vhs_value);
|
|
vhs_enable = FIELD_GET(GLI_9767_VHS_REV, vhs_value);
|
|
|
|
if (vhs_enable == GLI_9767_VHS_REV_R)
|
|
return;
|
|
|
|
vhs_value &= ~GLI_9767_VHS_REV;
|
|
vhs_value |= FIELD_PREP(GLI_9767_VHS_REV, GLI_9767_VHS_REV_R);
|
|
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_VHS, vhs_value);
|
|
}
|
|
|
|
static inline void gl9767_vhs_write(struct pci_dev *pdev)
|
|
{
|
|
u32 vhs_enable;
|
|
u32 vhs_value;
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_VHS, &vhs_value);
|
|
vhs_enable = FIELD_GET(GLI_9767_VHS_REV, vhs_value);
|
|
|
|
if (vhs_enable == GLI_9767_VHS_REV_W)
|
|
return;
|
|
|
|
vhs_value &= ~GLI_9767_VHS_REV;
|
|
vhs_value |= FIELD_PREP(GLI_9767_VHS_REV, GLI_9767_VHS_REV_W);
|
|
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_VHS, vhs_value);
|
|
}
|
|
|
|
static bool gl9767_ssc_enable(struct pci_dev *pdev)
|
|
{
|
|
u32 value;
|
|
u8 enable;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_COM_MAILBOX, &value);
|
|
enable = FIELD_GET(PCIE_GLI_9767_COM_MAILBOX_SSC_EN, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
|
|
return enable;
|
|
}
|
|
|
|
static void gl9767_set_ssc(struct pci_dev *pdev, u8 enable, u8 step, u16 ppm)
|
|
{
|
|
u32 pll;
|
|
u32 ssc;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, &pll);
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL2, &ssc);
|
|
pll &= ~(PCIE_GLI_9767_SD_PLL_CTL_SSC_STEP_SETTING |
|
|
PCIE_GLI_9767_SD_PLL_CTL_SSC_EN);
|
|
ssc &= ~PCIE_GLI_9767_SD_PLL_CTL2_PLLSSC_PPM;
|
|
pll |= FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL_SSC_STEP_SETTING, step) |
|
|
FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL_SSC_EN, enable);
|
|
ssc |= FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL2_PLLSSC_PPM, ppm);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL2, ssc);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, pll);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
static void gl9767_set_pll(struct pci_dev *pdev, u8 dir, u16 ldiv, u8 pdiv)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, &pll);
|
|
pll &= ~(PCIE_GLI_9767_SD_PLL_CTL_PLL_LDIV |
|
|
PCIE_GLI_9767_SD_PLL_CTL_PLL_PDIV |
|
|
PCIE_GLI_9767_SD_PLL_CTL_PLL_DIR_EN);
|
|
pll |= FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL_PLL_LDIV, ldiv) |
|
|
FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL_PLL_PDIV, pdiv) |
|
|
FIELD_PREP(PCIE_GLI_9767_SD_PLL_CTL_PLL_DIR_EN, dir);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, pll);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
|
|
/* wait for pll stable */
|
|
usleep_range(1000, 1100);
|
|
}
|
|
|
|
static void gl9767_set_ssc_pll_205mhz(struct pci_dev *pdev)
|
|
{
|
|
bool enable = gl9767_ssc_enable(pdev);
|
|
|
|
/* set pll to 205MHz and ssc */
|
|
gl9767_set_ssc(pdev, enable, 0x1F, 0xF5C3);
|
|
gl9767_set_pll(pdev, 0x1, 0x246, 0x0);
|
|
}
|
|
|
|
static void gl9767_disable_ssc_pll(struct pci_dev *pdev)
|
|
{
|
|
u32 pll;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, &pll);
|
|
pll &= ~(PCIE_GLI_9767_SD_PLL_CTL_PLL_DIR_EN | PCIE_GLI_9767_SD_PLL_CTL_SSC_EN);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_PLL_CTL, pll);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
static void gl9767_set_low_power_negotiation(struct pci_dev *pdev, bool enable)
|
|
{
|
|
u32 value;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_CFG, &value);
|
|
if (enable)
|
|
value &= ~PCIE_GLI_9767_CFG_LOW_PWR_OFF;
|
|
else
|
|
value |= PCIE_GLI_9767_CFG_LOW_PWR_OFF;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_CFG, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
static void sdhci_gl9767_set_clock(struct sdhci_host *host, unsigned int clock)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct mmc_ios *ios = &host->mmc->ios;
|
|
struct pci_dev *pdev;
|
|
u16 clk;
|
|
|
|
pdev = slot->chip->pdev;
|
|
host->mmc->actual_clock = 0;
|
|
|
|
gl9767_set_low_power_negotiation(pdev, false);
|
|
gl9767_disable_ssc_pll(pdev);
|
|
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
|
|
|
if (clock == 0) {
|
|
gl9767_set_low_power_negotiation(pdev, true);
|
|
return;
|
|
}
|
|
|
|
clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock);
|
|
if (clock == 200000000 && ios->timing == MMC_TIMING_UHS_SDR104) {
|
|
host->mmc->actual_clock = 205000000;
|
|
gl9767_set_ssc_pll_205mhz(pdev);
|
|
}
|
|
|
|
sdhci_enable_clk(host, clk);
|
|
gl9767_set_low_power_negotiation(pdev, true);
|
|
}
|
|
|
|
static void sdhci_gl9767_set_card_detect_debounce_time(struct sdhci_host *host)
|
|
{
|
|
u32 value;
|
|
|
|
value = sdhci_readl(host, SDHCI_GLI_9767_SD_HOST_OPERATION_CTL);
|
|
value &= ~(SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE |
|
|
SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE);
|
|
if (sdhci_readl(host, SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)
|
|
value |= FIELD_PREP(SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE,
|
|
SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_PLUG_IN_VALUE) |
|
|
FIELD_PREP(SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE,
|
|
SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE_1MS);
|
|
else
|
|
value |= FIELD_PREP(SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE,
|
|
SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_PLUG_OUT_VALUE) |
|
|
FIELD_PREP(SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE,
|
|
SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_DEBOUNCE_SCALE_10MS);
|
|
sdhci_writel(host, value, SDHCI_GLI_9767_SD_HOST_OPERATION_CTL);
|
|
}
|
|
|
|
static void sdhci_gl9767_card_event(struct sdhci_host *host)
|
|
{
|
|
sdhci_gl9767_set_card_detect_debounce_time(host);
|
|
}
|
|
|
|
static void gli_set_9767(struct sdhci_host *host)
|
|
{
|
|
u32 value;
|
|
|
|
value = sdhci_readl(host, SDHCI_GLI_9767_GM_BURST_SIZE);
|
|
value &= ~SDHCI_GLI_9767_GM_BURST_SIZE_AXI_ALWAYS_SET;
|
|
sdhci_writel(host, value, SDHCI_GLI_9767_GM_BURST_SIZE);
|
|
|
|
value = sdhci_readl(host, SDHCI_GLI_9767_SD_HOST_OPERATION_CTL);
|
|
value &= ~SDHCI_GLI_9767_SD_HOST_OPERATION_CTL_CMD_CONFLICT_CHECK;
|
|
sdhci_writel(host, value, SDHCI_GLI_9767_SD_HOST_OPERATION_CTL);
|
|
|
|
sdhci_gl9767_set_card_detect_debounce_time(host);
|
|
}
|
|
|
|
static void gl9767_hw_setting(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_PWR_MACRO_CTL, &value);
|
|
value &= ~(PCIE_GLI_9767_PWR_MACRO_CTL_LOW_VOLTAGE |
|
|
PCIE_GLI_9767_PWR_MACRO_CTL_LD0_LOW_OUTPUT_VOLTAGE |
|
|
PCIE_GLI_9767_PWR_MACRO_CTL_RCLK_AMPLITUDE_CTL);
|
|
|
|
value |= PCIE_GLI_9767_PWR_MACRO_CTL_LOW_VOLTAGE |
|
|
FIELD_PREP(PCIE_GLI_9767_PWR_MACRO_CTL_LD0_LOW_OUTPUT_VOLTAGE,
|
|
PCIE_GLI_9767_PWR_MACRO_CTL_LD0_LOW_OUTPUT_VOLTAGE_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_PWR_MACRO_CTL_RCLK_AMPLITUDE_CTL,
|
|
PCIE_GLI_9767_PWR_MACRO_CTL_RCLK_AMPLITUDE_CTL_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_PWR_MACRO_CTL, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SCR, &value);
|
|
value &= ~(PCIE_GLI_9767_SCR_SYSTEM_CLK_SELECT_MODE0 |
|
|
PCIE_GLI_9767_SCR_SYSTEM_CLK_SELECT_MODE1 |
|
|
PCIE_GLI_9767_SCR_CFG_RST_DATA_LINK_DOWN);
|
|
|
|
value |= PCIE_GLI_9767_SCR_AUTO_AXI_W_BURST |
|
|
PCIE_GLI_9767_SCR_AUTO_AXI_R_BURST |
|
|
PCIE_GLI_9767_SCR_AXI_REQ |
|
|
PCIE_GLI_9767_SCR_CARD_DET_PWR_SAVING_EN |
|
|
PCIE_GLI_9767_SCR_CORE_PWR_D3_OFF;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SCR, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
static void sdhci_gl9767_reset(struct sdhci_host *host, u8 mask)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
/* need internal clock */
|
|
if (mask & SDHCI_RESET_ALL) {
|
|
sdhci_gli_enable_internal_clock(host);
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_RESET_REG, &value);
|
|
value &= ~PCIE_GLI_9767_RESET_REG_SD_HOST_SW_RESET;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_RESET_REG, value);
|
|
|
|
if (read_poll_timeout_atomic(pci_read_config_dword, value,
|
|
!(value & PCIE_GLI_9767_RESET_REG_SD_HOST_SW_RESET),
|
|
1, 5, true, pdev, PCIE_GLI_9767_RESET_REG, &value)) {
|
|
pr_warn("%s: %s: Reset SDHC AHB and TL-AMBA failure.\n",
|
|
__func__, mmc_hostname(host->mmc));
|
|
gl9767_vhs_read(pdev);
|
|
return;
|
|
}
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
if (mmc_card_uhs2(host->mmc)) {
|
|
if (mask & (SDHCI_RESET_CMD | SDHCI_RESET_DATA)) {
|
|
sdhci_writeb(host, mask, SDHCI_SOFTWARE_RESET);
|
|
sdhci_gli_uhs2_reset_sd_tran(host);
|
|
sdhci_gli_wait_software_reset_done(host, mask);
|
|
} else {
|
|
sdhci_uhs2_reset(host, mask);
|
|
}
|
|
} else {
|
|
sdhci_reset(host, mask);
|
|
}
|
|
|
|
gli_set_9767(host);
|
|
}
|
|
|
|
static int gl9767_init_sd_express(struct mmc_host *mmc, struct mmc_ios *ios)
|
|
{
|
|
struct sdhci_host *host = mmc_priv(mmc);
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev;
|
|
u32 value;
|
|
int i;
|
|
|
|
pdev = slot->chip->pdev;
|
|
|
|
if (mmc->ops->get_ro(mmc)) {
|
|
mmc->ios.timing &= ~(MMC_TIMING_SD_EXP | MMC_TIMING_SD_EXP_1_2V);
|
|
return 0;
|
|
}
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_COMBO_MUX_CTL, &value);
|
|
value &= ~(PCIE_GLI_9767_COMBO_MUX_CTL_RST_EN | PCIE_GLI_9767_COMBO_MUX_CTL_WAIT_PERST_EN);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_COMBO_MUX_CTL, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, &value);
|
|
value &= ~PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME;
|
|
value |= FIELD_PREP(PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME,
|
|
PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2, &value);
|
|
value |= PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2_SDEI_COMPLETE;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_EN_REG2, &value);
|
|
value |= PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_EN_REG2_SDEI_COMPLETE_STATUS_EN;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_EN_REG2, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2, &value);
|
|
value |= PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2_SDEI_COMPLETE_SIGNAL_EN;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_CFG, &value);
|
|
value |= PCIE_GLI_9767_CFG_LOW_PWR_OFF;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_CFG, value);
|
|
|
|
value = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
|
|
value &= ~(SDHCI_CLOCK_CARD_EN | SDHCI_CLOCK_PLL_EN);
|
|
sdhci_writew(host, value, SDHCI_CLOCK_CONTROL);
|
|
|
|
value = sdhci_readb(host, SDHCI_POWER_CONTROL);
|
|
value |= (SDHCI_VDD2_POWER_180 | SDHCI_VDD2_POWER_ON);
|
|
sdhci_writeb(host, value, SDHCI_POWER_CONTROL);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_EXPRESS_CTL, &value);
|
|
value |= PCIE_GLI_9767_SD_EXPRESS_CTL_SDEI_EXE;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_EXPRESS_CTL, value);
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
usleep_range(10000, 10100);
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2, &value);
|
|
if (value & PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2_SDEI_COMPLETE) {
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2,
|
|
value);
|
|
break;
|
|
}
|
|
}
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SDHC_CAP, &value);
|
|
if (value & PCIE_GLI_9767_SDHC_CAP_SDEI_RESULT) {
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_EXPRESS_CTL, &value);
|
|
value |= PCIE_GLI_9767_SD_EXPRESS_CTL_SD_EXPRESS_MODE;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_EXPRESS_CTL, value);
|
|
} else {
|
|
mmc->ios.timing &= ~(MMC_TIMING_SD_EXP | MMC_TIMING_SD_EXP_1_2V);
|
|
|
|
value = sdhci_readb(host, SDHCI_POWER_CONTROL);
|
|
value &= ~(SDHCI_VDD2_POWER_180 | SDHCI_VDD2_POWER_ON);
|
|
sdhci_writeb(host, value, SDHCI_POWER_CONTROL);
|
|
|
|
value = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
|
|
value |= (SDHCI_CLOCK_CARD_EN | SDHCI_CLOCK_PLL_EN);
|
|
sdhci_writew(host, value, SDHCI_CLOCK_CONTROL);
|
|
}
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_CFG, &value);
|
|
value &= ~PCIE_GLI_9767_CFG_LOW_PWR_OFF;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_CFG, value);
|
|
gl9767_vhs_read(pdev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void gl9767_vendor_init(struct sdhci_host *host)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG1, &value);
|
|
value |= FIELD_PREP(PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR,
|
|
PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG1, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG2, &value);
|
|
value |= FIELD_PREP(PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING,
|
|
PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG2, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL1, &value);
|
|
value |= FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS,
|
|
PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL,
|
|
PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN,
|
|
PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV,
|
|
PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS,
|
|
PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DIR_RECV,
|
|
PCIE_GLI_9767_UHS2_CTL1_DIR_RECV_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_PDRST,
|
|
PCIE_GLI_9767_UHS2_CTL1_PDRST_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL1, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL2, &value);
|
|
value |= FIELD_PREP(PCIE_GLI_9767_UHS2_CTL2_ZC,
|
|
PCIE_GLI_9767_UHS2_CTL2_ZC_VALUE) |
|
|
FIELD_PREP(PCIE_GLI_9767_UHS2_CTL2_ZC_CTL,
|
|
PCIE_GLI_9767_UHS2_CTL2_ZC_CTL_VALUE);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL2, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
}
|
|
|
|
static void sdhci_gl9767_set_power(struct sdhci_host *host, unsigned char mode, unsigned short vdd)
|
|
{
|
|
struct sdhci_pci_slot *slot = sdhci_priv(host);
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
if (mmc_card_uhs2(host->mmc)) {
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, &value);
|
|
value |= PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2 |
|
|
PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CTL;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
|
|
sdhci_gli_overcurrent_event_enable(host, false);
|
|
sdhci_uhs2_set_power(host, mode, vdd);
|
|
sdhci_gli_overcurrent_event_enable(host, true);
|
|
} else {
|
|
gl9767_vhs_write(pdev);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, &value);
|
|
value &= ~(PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2 |
|
|
PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CTL);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_CTL, value);
|
|
|
|
gl9767_vhs_read(pdev);
|
|
|
|
sdhci_gli_overcurrent_event_enable(host, false);
|
|
sdhci_set_power(host, mode, vdd);
|
|
sdhci_gli_overcurrent_event_enable(host, true);
|
|
}
|
|
}
|
|
|
|
static int gli_probe_slot_gl9750(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct sdhci_host *host = slot->host;
|
|
|
|
gl9750_hw_setting(host);
|
|
gli_pcie_enable_msi(slot);
|
|
slot->host->mmc->caps2 |= MMC_CAP2_NO_SDIO;
|
|
sdhci_enable_v4_mode(host);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gli_probe_slot_gl9755(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct sdhci_host *host = slot->host;
|
|
|
|
gl9755_hw_setting(slot);
|
|
gli_pcie_enable_msi(slot);
|
|
slot->host->mmc->caps2 |= MMC_CAP2_NO_SDIO;
|
|
sdhci_enable_v4_mode(host);
|
|
gl9755_vendor_init(host);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gli_probe_slot_gl9767(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct sdhci_host *host = slot->host;
|
|
|
|
gli_set_9767(host);
|
|
gl9767_hw_setting(slot);
|
|
gli_pcie_enable_msi(slot);
|
|
slot->host->mmc->caps2 |= MMC_CAP2_NO_SDIO;
|
|
host->mmc->caps2 |= MMC_CAP2_SD_EXP;
|
|
host->mmc_host_ops.init_sd_express = gl9767_init_sd_express;
|
|
sdhci_enable_v4_mode(host);
|
|
gl9767_vendor_init(host);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void sdhci_gli_voltage_switch(struct sdhci_host *host)
|
|
{
|
|
/*
|
|
* According to Section 3.6.1 signal voltage switch procedure in
|
|
* SD Host Controller Simplified Spec. 4.20, steps 6~8 are as
|
|
* follows:
|
|
* (6) Set 1.8V Signal Enable in the Host Control 2 register.
|
|
* (7) Wait 5ms. 1.8V voltage regulator shall be stable within this
|
|
* period.
|
|
* (8) If 1.8V Signal Enable is cleared by Host Controller, go to
|
|
* step (12).
|
|
*
|
|
* Wait 5ms after set 1.8V signal enable in Host Control 2 register
|
|
* to ensure 1.8V signal enable bit is set by GL9750/GL9755.
|
|
*
|
|
* ...however, the controller in the NUC10i3FNK4 (a 9755) requires
|
|
* slightly longer than 5ms before the control register reports that
|
|
* 1.8V is ready, and far longer still before the card will actually
|
|
* work reliably.
|
|
*/
|
|
usleep_range(100000, 110000);
|
|
}
|
|
|
|
static void sdhci_gl9767_voltage_switch(struct sdhci_host *host)
|
|
{
|
|
/*
|
|
* According to Section 3.6.1 signal voltage switch procedure in
|
|
* SD Host Controller Simplified Spec. 4.20, steps 6~8 are as
|
|
* follows:
|
|
* (6) Set 1.8V Signal Enable in the Host Control 2 register.
|
|
* (7) Wait 5ms. 1.8V voltage regulator shall be stable within this
|
|
* period.
|
|
* (8) If 1.8V Signal Enable is cleared by Host Controller, go to
|
|
* step (12).
|
|
*
|
|
* Wait 5ms after set 1.8V signal enable in Host Control 2 register
|
|
* to ensure 1.8V signal enable bit is set by GL9767.
|
|
*
|
|
*/
|
|
usleep_range(5000, 5500);
|
|
}
|
|
|
|
static void sdhci_gl9750_reset(struct sdhci_host *host, u8 mask)
|
|
{
|
|
sdhci_reset(host, mask);
|
|
gli_set_9750(host);
|
|
}
|
|
|
|
static u32 sdhci_gl9750_readl(struct sdhci_host *host, int reg)
|
|
{
|
|
u32 value;
|
|
|
|
value = readl(host->ioaddr + reg);
|
|
if (unlikely(reg == SDHCI_MAX_CURRENT && !(value & 0xff)))
|
|
value |= 0xc8;
|
|
|
|
return value;
|
|
}
|
|
|
|
static void gl9763e_hs400_enhanced_strobe(struct mmc_host *mmc,
|
|
struct mmc_ios *ios)
|
|
{
|
|
struct sdhci_host *host = mmc_priv(mmc);
|
|
u32 val;
|
|
|
|
val = sdhci_readl(host, SDHCI_GLI_9763E_HS400_ES_REG);
|
|
if (ios->enhanced_strobe)
|
|
val |= SDHCI_GLI_9763E_HS400_ES_BIT;
|
|
else
|
|
val &= ~SDHCI_GLI_9763E_HS400_ES_BIT;
|
|
|
|
sdhci_writel(host, val, SDHCI_GLI_9763E_HS400_ES_REG);
|
|
}
|
|
|
|
static void gl9763e_set_low_power_negotiation(struct sdhci_pci_slot *slot,
|
|
bool enable)
|
|
{
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
|
|
value &= ~GLI_9763E_VHS_REV;
|
|
value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_W);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_CFG, &value);
|
|
|
|
if (enable)
|
|
value &= ~GLI_9763E_CFG_LPSN_DIS;
|
|
else
|
|
value |= GLI_9763E_CFG_LPSN_DIS;
|
|
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_CFG, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
|
|
value &= ~GLI_9763E_VHS_REV;
|
|
value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_R);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
|
|
}
|
|
|
|
static void sdhci_set_gl9763e_signaling(struct sdhci_host *host,
|
|
unsigned int timing)
|
|
{
|
|
u16 ctrl_2;
|
|
|
|
ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
|
|
ctrl_2 &= ~SDHCI_CTRL_UHS_MASK;
|
|
if (timing == MMC_TIMING_MMC_HS200)
|
|
ctrl_2 |= SDHCI_CTRL_UHS_SDR104;
|
|
else if (timing == MMC_TIMING_MMC_HS)
|
|
ctrl_2 |= SDHCI_CTRL_UHS_SDR25;
|
|
else if (timing == MMC_TIMING_MMC_DDR52)
|
|
ctrl_2 |= SDHCI_CTRL_UHS_DDR50;
|
|
else if (timing == MMC_TIMING_MMC_HS400)
|
|
ctrl_2 |= SDHCI_GLI_9763E_CTRL_HS400;
|
|
|
|
sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2);
|
|
}
|
|
|
|
static void sdhci_gl9763e_dumpregs(struct mmc_host *mmc)
|
|
{
|
|
sdhci_dumpregs(mmc_priv(mmc));
|
|
}
|
|
|
|
static void sdhci_gl9763e_cqe_pre_enable(struct mmc_host *mmc)
|
|
{
|
|
struct cqhci_host *cq_host = mmc->cqe_private;
|
|
u32 value;
|
|
|
|
value = cqhci_readl(cq_host, CQHCI_CFG);
|
|
value |= CQHCI_ENABLE;
|
|
cqhci_writel(cq_host, value, CQHCI_CFG);
|
|
}
|
|
|
|
static void sdhci_gl9763e_cqe_enable(struct mmc_host *mmc)
|
|
{
|
|
struct sdhci_host *host = mmc_priv(mmc);
|
|
|
|
sdhci_writew(host, GLI_9763E_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE);
|
|
sdhci_cqe_enable(mmc);
|
|
}
|
|
|
|
static u32 sdhci_gl9763e_cqhci_irq(struct sdhci_host *host, u32 intmask)
|
|
{
|
|
int cmd_error = 0;
|
|
int data_error = 0;
|
|
|
|
if (!sdhci_cqe_irq(host, intmask, &cmd_error, &data_error))
|
|
return intmask;
|
|
|
|
cqhci_irq(host->mmc, intmask, cmd_error, data_error);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void sdhci_gl9763e_cqe_post_disable(struct mmc_host *mmc)
|
|
{
|
|
struct sdhci_host *host = mmc_priv(mmc);
|
|
struct cqhci_host *cq_host = mmc->cqe_private;
|
|
u32 value;
|
|
|
|
value = cqhci_readl(cq_host, CQHCI_CFG);
|
|
value &= ~CQHCI_ENABLE;
|
|
cqhci_writel(cq_host, value, CQHCI_CFG);
|
|
sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE);
|
|
}
|
|
|
|
static const struct cqhci_host_ops sdhci_gl9763e_cqhci_ops = {
|
|
.enable = sdhci_gl9763e_cqe_enable,
|
|
.disable = sdhci_cqe_disable,
|
|
.dumpregs = sdhci_gl9763e_dumpregs,
|
|
.pre_enable = sdhci_gl9763e_cqe_pre_enable,
|
|
.post_disable = sdhci_gl9763e_cqe_post_disable,
|
|
};
|
|
|
|
static int gl9763e_add_host(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct device *dev = &slot->chip->pdev->dev;
|
|
struct sdhci_host *host = slot->host;
|
|
struct cqhci_host *cq_host;
|
|
bool dma64;
|
|
int ret;
|
|
|
|
ret = sdhci_setup_host(host);
|
|
if (ret)
|
|
return ret;
|
|
|
|
cq_host = devm_kzalloc(dev, sizeof(*cq_host), GFP_KERNEL);
|
|
if (!cq_host) {
|
|
ret = -ENOMEM;
|
|
goto cleanup;
|
|
}
|
|
|
|
cq_host->mmio = host->ioaddr + SDHCI_GLI_9763E_CQE_BASE_ADDR;
|
|
cq_host->ops = &sdhci_gl9763e_cqhci_ops;
|
|
|
|
dma64 = host->flags & SDHCI_USE_64_BIT_DMA;
|
|
if (dma64)
|
|
cq_host->caps |= CQHCI_TASK_DESC_SZ_128;
|
|
|
|
ret = cqhci_init(cq_host, host->mmc, dma64);
|
|
if (ret)
|
|
goto cleanup;
|
|
|
|
ret = __sdhci_add_host(host);
|
|
if (ret)
|
|
goto cleanup;
|
|
|
|
/* Disable LPM negotiation to avoid entering L1 state. */
|
|
gl9763e_set_low_power_negotiation(slot, false);
|
|
|
|
return 0;
|
|
|
|
cleanup:
|
|
sdhci_cleanup_host(host);
|
|
return ret;
|
|
}
|
|
|
|
static void gli_set_gl9763e(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
u32 value;
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
|
|
value &= ~GLI_9763E_VHS_REV;
|
|
value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_W);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_SCR, &value);
|
|
value |= GLI_9763E_SCR_AXI_REQ;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_SCR, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_MMC_CTRL, &value);
|
|
value &= ~GLI_9763E_HS400_SLOW;
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_MMC_CTRL, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_CFG2, &value);
|
|
value &= ~GLI_9763E_CFG2_L1DLY;
|
|
/* set ASPM L1 entry delay to 21us */
|
|
value |= FIELD_PREP(GLI_9763E_CFG2_L1DLY, GLI_9763E_CFG2_L1DLY_MID);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_CFG2, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_CLKRXDLY, &value);
|
|
value &= ~GLI_9763E_HS400_RXDLY;
|
|
value |= FIELD_PREP(GLI_9763E_HS400_RXDLY, GLI_9763E_HS400_RXDLY_5);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_CLKRXDLY, value);
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_VHS, &value);
|
|
value &= ~GLI_9763E_VHS_REV;
|
|
value |= FIELD_PREP(GLI_9763E_VHS_REV, GLI_9763E_VHS_REV_R);
|
|
pci_write_config_dword(pdev, PCIE_GLI_9763E_VHS, value);
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int gl9763e_runtime_suspend(struct sdhci_pci_chip *chip)
|
|
{
|
|
struct sdhci_pci_slot *slot = chip->slots[0];
|
|
struct sdhci_host *host = slot->host;
|
|
u16 clock;
|
|
|
|
/* Enable LPM negotiation to allow entering L1 state */
|
|
gl9763e_set_low_power_negotiation(slot, true);
|
|
|
|
clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
|
|
clock &= ~(SDHCI_CLOCK_PLL_EN | SDHCI_CLOCK_CARD_EN);
|
|
sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gl9763e_runtime_resume(struct sdhci_pci_chip *chip)
|
|
{
|
|
struct sdhci_pci_slot *slot = chip->slots[0];
|
|
struct sdhci_host *host = slot->host;
|
|
u16 clock;
|
|
|
|
if (host->mmc->ios.power_mode != MMC_POWER_ON)
|
|
return 0;
|
|
|
|
clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
|
|
|
|
clock |= SDHCI_CLOCK_PLL_EN;
|
|
clock &= ~SDHCI_CLOCK_INT_STABLE;
|
|
sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL);
|
|
|
|
/* Wait max 150 ms */
|
|
if (read_poll_timeout(sdhci_readw, clock, (clock & SDHCI_CLOCK_INT_STABLE),
|
|
1000, 150000, false, host, SDHCI_CLOCK_CONTROL)) {
|
|
pr_err("%s: PLL clock never stabilised.\n",
|
|
mmc_hostname(host->mmc));
|
|
sdhci_dumpregs(host);
|
|
}
|
|
|
|
clock |= SDHCI_CLOCK_CARD_EN;
|
|
sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL);
|
|
|
|
/* Disable LPM negotiation to avoid entering L1 state. */
|
|
gl9763e_set_low_power_negotiation(slot, false);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
static int sdhci_pci_gli_resume(struct sdhci_pci_chip *chip)
|
|
{
|
|
struct sdhci_pci_slot *slot = chip->slots[0];
|
|
|
|
pci_free_irq_vectors(slot->chip->pdev);
|
|
gli_pcie_enable_msi(slot);
|
|
|
|
return sdhci_pci_resume_host(chip);
|
|
}
|
|
|
|
static int gl9763e_resume(struct sdhci_pci_chip *chip)
|
|
{
|
|
struct sdhci_pci_slot *slot = chip->slots[0];
|
|
int ret;
|
|
|
|
ret = sdhci_pci_gli_resume(chip);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = cqhci_resume(slot->host->mmc);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/*
|
|
* Disable LPM negotiation to bring device back in sync
|
|
* with its runtime_pm state.
|
|
*/
|
|
gl9763e_set_low_power_negotiation(slot, false);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gl9763e_suspend(struct sdhci_pci_chip *chip)
|
|
{
|
|
struct sdhci_pci_slot *slot = chip->slots[0];
|
|
int ret;
|
|
|
|
/*
|
|
* Certain SoCs can suspend only with the bus in low-
|
|
* power state, notably x86 SoCs when using S0ix.
|
|
* Re-enable LPM negotiation to allow entering L1 state
|
|
* and entering system suspend.
|
|
*/
|
|
gl9763e_set_low_power_negotiation(slot, true);
|
|
|
|
ret = cqhci_suspend(slot->host->mmc);
|
|
if (ret)
|
|
goto err_suspend;
|
|
|
|
ret = sdhci_suspend_host(slot->host);
|
|
if (ret)
|
|
goto err_suspend_host;
|
|
|
|
return 0;
|
|
|
|
err_suspend_host:
|
|
cqhci_resume(slot->host->mmc);
|
|
err_suspend:
|
|
gl9763e_set_low_power_negotiation(slot, false);
|
|
return ret;
|
|
}
|
|
#endif
|
|
|
|
static int gli_probe_slot_gl9763e(struct sdhci_pci_slot *slot)
|
|
{
|
|
struct pci_dev *pdev = slot->chip->pdev;
|
|
struct sdhci_host *host = slot->host;
|
|
u32 value;
|
|
|
|
host->mmc->caps |= MMC_CAP_8_BIT_DATA |
|
|
MMC_CAP_1_8V_DDR |
|
|
MMC_CAP_NONREMOVABLE;
|
|
host->mmc->caps2 |= MMC_CAP2_HS200_1_8V_SDR |
|
|
MMC_CAP2_HS400_1_8V |
|
|
MMC_CAP2_HS400_ES |
|
|
MMC_CAP2_NO_SDIO |
|
|
MMC_CAP2_NO_SD;
|
|
|
|
pci_read_config_dword(pdev, PCIE_GLI_9763E_MB, &value);
|
|
if (!(value & GLI_9763E_MB_CMDQ_OFF))
|
|
if (value & GLI_9763E_MB_ERP_ON)
|
|
host->mmc->caps2 |= MMC_CAP2_CQE | MMC_CAP2_CQE_DCMD;
|
|
|
|
gli_pcie_enable_msi(slot);
|
|
host->mmc_host_ops.hs400_enhanced_strobe =
|
|
gl9763e_hs400_enhanced_strobe;
|
|
gli_set_gl9763e(slot);
|
|
sdhci_enable_v4_mode(host);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define REG_OFFSET_IN_BITS(reg) ((reg) << 3 & 0x18)
|
|
|
|
static u16 sdhci_gli_readw(struct sdhci_host *host, int reg)
|
|
{
|
|
u32 val = readl(host->ioaddr + (reg & ~3));
|
|
u16 word;
|
|
|
|
word = (val >> REG_OFFSET_IN_BITS(reg)) & 0xffff;
|
|
return word;
|
|
}
|
|
|
|
static u8 sdhci_gli_readb(struct sdhci_host *host, int reg)
|
|
{
|
|
u32 val = readl(host->ioaddr + (reg & ~3));
|
|
u8 byte = (val >> REG_OFFSET_IN_BITS(reg)) & 0xff;
|
|
|
|
return byte;
|
|
}
|
|
|
|
static const struct sdhci_ops sdhci_gl9755_ops = {
|
|
.read_w = sdhci_gli_readw,
|
|
.read_b = sdhci_gli_readb,
|
|
.set_clock = sdhci_gl9755_set_clock,
|
|
.set_power = gl9755_set_power,
|
|
.enable_dma = sdhci_pci_enable_dma,
|
|
.set_bus_width = sdhci_set_bus_width,
|
|
.reset = sdhci_gl9755_reset,
|
|
.set_uhs_signaling = sdhci_set_uhs_signaling,
|
|
.voltage_switch = sdhci_gli_voltage_switch,
|
|
.dump_uhs2_regs = sdhci_uhs2_dump_regs,
|
|
.set_timeout = sdhci_uhs2_set_timeout,
|
|
.irq = sdhci_uhs2_irq,
|
|
.uhs2_pre_detect_init = sdhci_gli_pre_detect_init,
|
|
};
|
|
|
|
const struct sdhci_pci_fixes sdhci_gl9755 = {
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
.quirks2 = SDHCI_QUIRK2_BROKEN_DDR50,
|
|
.probe_slot = gli_probe_slot_gl9755,
|
|
.add_host = sdhci_pci_uhs2_add_host,
|
|
.remove_host = sdhci_pci_uhs2_remove_host,
|
|
.ops = &sdhci_gl9755_ops,
|
|
#ifdef CONFIG_PM_SLEEP
|
|
.resume = sdhci_pci_gli_resume,
|
|
#endif
|
|
};
|
|
|
|
static const struct sdhci_ops sdhci_gl9750_ops = {
|
|
.read_w = sdhci_gli_readw,
|
|
.read_b = sdhci_gli_readb,
|
|
.read_l = sdhci_gl9750_readl,
|
|
.set_clock = sdhci_gl9750_set_clock,
|
|
.enable_dma = sdhci_pci_enable_dma,
|
|
.set_bus_width = sdhci_set_bus_width,
|
|
.reset = sdhci_gl9750_reset,
|
|
.set_uhs_signaling = sdhci_set_uhs_signaling,
|
|
.voltage_switch = sdhci_gli_voltage_switch,
|
|
.platform_execute_tuning = gl9750_execute_tuning,
|
|
};
|
|
|
|
const struct sdhci_pci_fixes sdhci_gl9750 = {
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
.quirks2 = SDHCI_QUIRK2_BROKEN_DDR50,
|
|
.probe_slot = gli_probe_slot_gl9750,
|
|
.ops = &sdhci_gl9750_ops,
|
|
#ifdef CONFIG_PM_SLEEP
|
|
.resume = sdhci_pci_gli_resume,
|
|
#endif
|
|
};
|
|
|
|
static const struct sdhci_ops sdhci_gl9763e_ops = {
|
|
.set_clock = sdhci_set_clock,
|
|
.enable_dma = sdhci_pci_enable_dma,
|
|
.set_bus_width = sdhci_set_bus_width,
|
|
.reset = sdhci_and_cqhci_reset,
|
|
.set_uhs_signaling = sdhci_set_gl9763e_signaling,
|
|
.voltage_switch = sdhci_gli_voltage_switch,
|
|
.irq = sdhci_gl9763e_cqhci_irq,
|
|
};
|
|
|
|
const struct sdhci_pci_fixes sdhci_gl9763e = {
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
.probe_slot = gli_probe_slot_gl9763e,
|
|
.ops = &sdhci_gl9763e_ops,
|
|
#ifdef CONFIG_PM_SLEEP
|
|
.resume = gl9763e_resume,
|
|
.suspend = gl9763e_suspend,
|
|
#endif
|
|
#ifdef CONFIG_PM
|
|
.runtime_suspend = gl9763e_runtime_suspend,
|
|
.runtime_resume = gl9763e_runtime_resume,
|
|
.allow_runtime_pm = true,
|
|
#endif
|
|
.add_host = gl9763e_add_host,
|
|
};
|
|
|
|
static const struct sdhci_ops sdhci_gl9767_ops = {
|
|
.set_clock = sdhci_gl9767_set_clock,
|
|
.enable_dma = sdhci_pci_enable_dma,
|
|
.set_bus_width = sdhci_set_bus_width,
|
|
.reset = sdhci_gl9767_reset,
|
|
.set_uhs_signaling = sdhci_set_uhs_signaling,
|
|
.voltage_switch = sdhci_gl9767_voltage_switch,
|
|
.dump_uhs2_regs = sdhci_uhs2_dump_regs,
|
|
.set_timeout = sdhci_uhs2_set_timeout,
|
|
.irq = sdhci_uhs2_irq,
|
|
.set_power = sdhci_gl9767_set_power,
|
|
.uhs2_pre_detect_init = sdhci_gli_pre_detect_init,
|
|
.card_event = sdhci_gl9767_card_event,
|
|
};
|
|
|
|
const struct sdhci_pci_fixes sdhci_gl9767 = {
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
.quirks2 = SDHCI_QUIRK2_BROKEN_DDR50,
|
|
.probe_slot = gli_probe_slot_gl9767,
|
|
.add_host = sdhci_pci_uhs2_add_host,
|
|
.remove_host = sdhci_pci_uhs2_remove_host,
|
|
.ops = &sdhci_gl9767_ops,
|
|
#ifdef CONFIG_PM_SLEEP
|
|
.resume = sdhci_pci_gli_resume,
|
|
#endif
|
|
};
|