mirror/gcc
1
0
Fork 0
mirror of https://github.com/gcc-mirror/gcc.git synced 2024-11-21 13:40:47 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

AArch64: Define VECTOR_STORE_FLAG_VALUE.

Browse Source 
This defines VECTOR_STORE_FLAG_VALUE to CONST1_RTX for AArch64
so we simplify vector comparisons in AArch64.

With this enabled

res:
        movi    v0.4s, 0
        cmeq    v0.4s, v0.4s, v0.4s
        ret

is simplified to:

res:
        mvni    v0.4s, 0
        ret

gcc/ChangeLog:

	* config/aarch64/aarch64.h (VECTOR_STORE_FLAG_VALUE): New.

gcc/testsuite/ChangeLog:

	* gcc.dg/rtl/aarch64/vector-eq.c: New test.
This commit is contained in:
Tamar Christina 2024-09-20 17:03:54 +01:00
parent 0189ab205a
commit 33cb400b2e
2 changed files with 39 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
gcc/config/aarch64/aarch64.h
View File

@ -156,6 +156,16 @@
#define PCC_BITFIELD_TYPE_MATTERS 1
/* Use the same RTL truth representation for vector elements as we do
for scalars. This maintains the property that a comparison like
eq:V4SI is a composition of 4 individual eq:SIs, just like plus:V4SI
is a composition of 4 individual plus:SIs.
This means that Advanced SIMD comparisons are represented in RTL as
(neg (op ...)). */
#define VECTOR_STORE_FLAG_VALUE(MODE) CONST1_RTX (GET_MODE_INNER (MODE))
#ifndef USED_FOR_TARGET
/* Define an enum of all features (ISA modes, architectures and extensions).

29
gcc/testsuite/gcc.dg/rtl/aarch64/vector-eq.c Normal file
View File

@ -0,0 +1,29 @@
/* { dg-do compile { target aarch64-*-* } } */
/* { dg-additional-options "-O2" } */
/* { dg-final { check-function-bodies "**" "" "" } } */
/*
** foo:
** mvni v0.4s, 0
** ret
*/
__Uint32x4_t __RTL (startwith ("vregs")) foo (void)
{
(function "foo"
(insn-chain
(block 2
(edge-from entry (flags "FALLTHRU"))
(cnote 1 [bb 2] NOTE_INSN_BASIC_BLOCK)
(cnote 2 NOTE_INSN_FUNCTION_BEG)
(cinsn 3 (set (reg:V4SI <0>) (const_vector:V4SI [(const_int 0) (const_int 0) (const_int 0) (const_int 0)])))
(cinsn 4 (set (reg:V4SI <1>) (reg:V4SI <0>)))
(cinsn 5 (set (reg:V4SI <2>)
(neg:V4SI (eq:V4SI (reg:V4SI <0>) (reg:V4SI <1>)))))
(cinsn 6 (set (reg:V4SI v0) (reg:V4SI <2>)))
(edge-to exit (flags "FALLTHRU"))
)
)
(crtl (return_rtx (reg/i:V4SI v0)))
)
}